

Rec'd PET/PTO 18 JAN 2005 526586

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

**(19) World Intellectual Property Organization
International Bureau**



10' 521586



**(43) International Publication Date
29 January 2004 (29.01.2004)**

PCT

(10) International Publication Number
WO 2004/010287 A1

(51) International Patent Classification⁷:
15/78, 12/00

GOME 9/38

Agents: ALBIHNS STOCKHOLM AB et al.; Box 5581,
S-114 85 Stockholm (SE).

(21) International Application Number: PCT/SE2003/001196

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,

(22) International Filing Date: 9 July 2003 (09.07.2003)

GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC,
SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA,
UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(25) Filing Language: English

(20) Publication Language: English

(36) Priority Date:
0202277-0 19 July 2002 (19.07.2002) SE
60/398,575 26 July 2002 (26.07.2002) US

(84) Designated States (*regional*): ARIPO patent (CI, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


(71) **Applicant (for all designated States except US): XELERATED AB [SE/SE]; Olof Palmes gata 29, S-111 22 Stockholm (SE).**

Published:

— *with international search report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: A PROCESSOR AND A METHOD IN THE PROCESSOR, THE PROCESSOR COMPRISING A PROGRAMMABLE PIPELINE AND AT LEAST ONE INTERFACE ENGINE



(57) **Abstract:** A processor is presented, comprising a programmable pipeline and at least one interface engine (130), adapted to be connected to at least one external device (140) located externally of the processor. The processor is characterized in that the interface engine (130) is adapted to receive a request (170) from the programmable pipeline, to send to the external device (140) a request output (270), based on the request (170), and to send to the pipeline a response (340) to the request (170). Preferably, the request (170) comprises a first request code (210), according to a first coding scheme, and the interface engine (130) is adapted to execute a program, the execution being dependent upon the first request code, to obtain a device control code (300) for the external device (140), according to a second coding scheme.